Author: Anonymous

In this problem you will write multiplexer modules in Verilo…

In this problem you will write multiplexer modules in Verilog or System Verilog. Write your code with good organization so that it compiles, simulates, and synthesizes without errors or warnings. If you have procedural blocks indent them for full credit. Your answer must be complete and clear and with no compile, simulation, or synthesis errors or warnings. Declare all variables. If you use System Verilog clearly state you are using it for credit. Your code should be efficient, succinct (about the minimum number of lines). Do not use compiler directives, and if you don’t know how to do that don’t worry about it. Make sure your code avoids an inferred latch. a) First write Verilog or System Verilog code for a 2:1 multiplexer module where inputs A and B and output Y are 4 bits wide arrays. Select bit S is 1 bit and when it is 1’b1 Y = A. Note: there is a reference 1 bit MUX in cheat sheet. To implement this functionality use a conditional continuous assign statement. Within these constraints and our coding standard use the minimum number of lines. b) Now write Verilog or System Verilog code for a 4:1 multiplexer module using a case statement approach. Inputs are A,B,C,D and output is X and they are 4 bit wide arrays as before. Select is named S and is 2 bit wide array. X = A when the S = 2’b00, X = B when S = 2’b01, X = C when S = 2’b10 and X = D when S = 2’b11. Initialize X to zero and default to undefined using constants with the same number of bits. Use good code organization. Within these constraints and our coding standard use the minimum number of lines.