Blog

Imagine in the PennSim simulator line 3 (address 0x321F) was highlighted yellow (line of code to be executed next). If we hit:    Step the next line highlighted would be [1]    If instead we hit Next the next line highlighted would be [2] If the current highlighted line was line 7 (address 0x3222) and we hit Next the next line highlighted would be [3]

Complete the drop downs to implement blocks A and B of this flowchart in most logical way                  [1][2][3]                  [4][5][6]                  [7][8]

When a BRnz instruction is executed, the branch will be taken [1] The BRnz branch will be taken if the last value written to a register was [2] If one leaves the flag specifiers off a BRx instruction  (i.e. just a BR instruction) the [3]  

Implement in optimal manner TEST               [1] R1, [2]                            [3] [4] R0_IS_-5 ; code if R0 = -5                           …                            [5][6] R0_ISNT_-5        ;  code if R0 ≠ -5                            …                           [7] MORECODE                           ; executes after joining                           ; for both cases  

The state of an LC-3 is shown including the contents of the instruction register.  The PC has already been incremented. With the condition codes (NZP) as shown the next instruction to be executed would be at address [1] If the bits in the instruction specifying the condition codes to test were 001 the next instruction to be executed would be at address [2]

State of LC-3 after PC incremented but before instruction executed. This instruction involves [1] memory reads and [2] memory writes. The first memory read is to address [3] The second memory read is to address [4] The first memory write is to address [5]

Consider the operations occurring in block C Remark on the order of operations for block C

Match each Cause with its Effect.

Which do Operators have control over?

What is the cause of head pressure?