Blog

What is the primary goal of the Kirby-Bauer Test?

What is soap’s most important quality in the removal of bacteria?

All regular, nucleated cells of the body have MHC II on their cell surfaces.

What is a common issue with designing antifungal and antiviral drugs?

Which one of the following is incorrect with regard to Decision Tree algorithms?

Consider the following 9-stage pipeline with 2 stages to fetch the instruction and 3 stages to execute an instruction. Registers are validated and read in RR and written to in WB. Given that there is no data forwarding, how many bubbles would be introduced if two adjacent instructions (0 instructions between them) have a RAW dependency?

Consider the following code snippet. I1: $s2 ← MEM[$a1 + 1]I2: $v0 ← $s2 + 5I3: $a1 ← $v0 + $s2I4: $v1 ← $v0 + $v0 In an ideal execution flow, each instruction stays in the RR stage for a single cycle. Indicate for how many additional cycles each of the following instructions stalls at the RR stage (pushing a bubble forward), due to data hazards: I2:[i2] I3:[i3] I4:[i4]

The Branch Target Buffer (BTB) is a hardware mechanism to aid dynamic branch prediction in a pipelined processor. Which of the following is typically stored in the Branch Target Buffer?

Consider the classic 5-stage pipeline for LC-5200 as described in the textbook without any hardware branch prediction mechanisms. The outcome of the branch instruction (e.g., beq) is not resolved until the Execute (EX) stage. Give one reason why the decision on whether or not to branch should not be resolved in the Fetch (IF) stage. Give your answer in under 50 words.

Sean decides to modify this pipeline by combining the EX and MEM stages. The new per stage delay will be the sum of the per stage delays of the 2 combined stages. What will the pipeline’s new frequency be in MHz? Give your answer as a whole number in MHz without units.