Blog

In Japanese mythology, who is the chief of the spirits?

As explained in the RFB video “What is Shinto”……define ‘shimanawa’ and explain how it is used in Shinto. (Must provide BOTH the definition and explanation of use to receive credit.)

Consider the following instruction breakdown that decomposes an instruction into 4 parts: OPCODE DST SRC IMM OPCODE specifies the OPeration’s CODE.DST specifies a DeSTination register.SRC specifies a SouRCe register.IMM specifies a 2’s complement value (that’s IMMediately available as part of the instruction). Assume the architecture has 32-bit instructions, 43 opcodes, and 59 registers. A.) What is the minimum number of bits required to represent an OPCODE? [opcbits] B.) What is the minimum number of bits required to represent a register? [regbits] C.) What is the maximum number of bits that can be used to represent the IMM value? [immbits] D.) What is the largest positive value in base 10 that can represented by the IMM value? [immval]

Consider the following table that represents part of the memory of a 16-bit address space that has an addressability of 2 bytes (like LC-3): ADDRESS CONTENTS … … 0x0C10 0101 0010 0111 1011 0x0C0F 0000 1000 1100 1101 0x0C0E 1011 0101 0000 1101 0x0C0D 0110 1010 0001 1111 0x0C0C 0100 0001 0101 0001 0x0C0B 0000 1100 0000 1110 … … The table above shows the addresses in hex (base 16) and the contents at the corresponding address in binary (base 2). A.) Interpret the contents at address 0x0C0C as two ASCII characters. [ascii] B.) Interpret the contents at the same address as A.) above as an unsigned integer in base 10. [unsigned] C.) Interpret the contents at address 0x0C0E as an LC-3 instruction to determine the operation.(Enter either ADD, JMP, LDR, or OTHER if it is not one of the first 3) [instr1] Recall that a memory location can store an address. We call that memory location’s contents a “pointer” since it’s an address that “points” to another memory location. D.) Interpret the contents at address 0x0C0B as a pointer.(Enter hex like the following example: 0x2A3F) [ptrvalue] E.) What are the contents of the memory location that the pointer above is pointing to?(Enter hex like the following example: 0x2A3F) [ptevalue]   REFERENCE: Partial Table of Hex to ASCII Characters: 20 sp 30 0 40 @ 50 P 60 ` 70 p 21 ! 31 1 41 A 51 Q 61 a 71 q 22 ” 32 2 42 B 52 R 62 b 72 r 23 # 33 3 43 C 53 S 63 c 73 s 24 $ 34 4 44 D 54 T 64 d 74 t Table of LC-3 Opcodes in Hex: ADD 0x1 JMP 0xC LDR 0x6

Consider the following 6-state finite state machine, where the states are labelled S1 – S6, the inputs are labelled 1 – 4 by the arrow’s tail, and the output is the letter under the state label: What is output when starting at state S6 and given the input sequence “4322”?The first letter is output from the starting state:[O1][O2][O3][O4][O5]

The following assumes the LC-3 architecture. Consider following table that represents several of the 16-bit registers in the register file: REGISTER CONTENTS (binary) R0 0000 1010 0001 1110 R1 0000 1010 0010 0000 R2 0000 1010 0010 0001 R3 0000 1100 0010 1110 R4 0000 1100 0011 0001 R5 0000 1100 0011 0010 Also consider the following table that represents part of the memory of a 16-bit address space that has an addressability of 2 bytes: ADDRESS (hex) CONTENTS (binary) 0x0C32 0001 0100 0000 0011 0x0C31 0110 0100 0001 1111 0x0C30 1100 0001 0000 0000 0x0C2F 1100 0001 0100 0000 0x0C2E 0110 0110 0001 1000 … … 0x0A21 0001 0011 1000 0000 0x0A20 0001 0110 1000 0000 0x0A1F 0001 1100 0000 0001 0x0A1E 1100 0001 0000 0000 … … 0x033C 1100 0000 0100 0000 0x033B 1100 0000 0000 0000 0x033A 1100 0001 0000 0000 0x0339 1100 0000 1000 0000 … … Assume the PC has the address 0x033B when FETCH INSTRUCTION phase begins. After that first instruction executes, which one describes the second instruction to execute?   REFERENCE: Table of LC-3 Instructions: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADD 0     0     0     1 DST SRC1 0 0 0 SRC2 JMP 1     1     0     0 0     0     0 Base 0    0    0     0    0    0 LDR 0     1     1     0 DST Base Offset

Consider the following 6-state finite state machine, where the states are labelled S1 – S6, the inputs are labelled 1 – 4 by the arrow’s tail, and the output is the letter under the state label: What is output when starting at state S4 and given the input sequence “1121”?The first letter is output from the starting state:[O1][O2][O3][O4][O5]

The following assumes the LC-3 architecture. Consider following table that represents several of the 16-bit registers in the register file: REGISTER CONTENTS (binary) R0 0000 1010 0001 1110 R1 0000 1010 0010 0000 R2 0000 1010 0010 0001 R3 0000 1100 0010 1110 R4 0000 1100 0011 0001 R5 0000 1100 0011 0010 Also consider the following table that represents part of the memory of a 16-bit address space that has an addressability of 2 bytes: ADDRESS (hex) CONTENTS (binary) 0x0C32 0001 0100 0000 0011 0x0C31 0110 0100 0001 1111 0x0C30 1100 0001 0000 0000 0x0C2F 1100 0001 0100 0000 0x0C2E 0110 0110 0001 1000 … … 0x0A21 0001 0011 1000 0000 0x0A20 0001 0110 1000 0000 0x0A1F 0001 1100 0000 0001 0x0A1E 1100 0001 0000 0000 … … 0x033C 1100 0000 0100 0000 0x033B 1100 0000 0000 0000 0x033A 1100 0010 1000 0000 0x0339 1100 0000 1000 0000 … … Assume the PC has the address 0x033A when FETCH INSTRUCTION phase begins. After that first instruction executes, which one describes the second instruction to execute?   REFERENCE: Table of LC-3 Instructions: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 ADD 0     0     0     1 DST SRC1 0 0 0 SRC2 JMP 1     1     0     0 0     0     0 Base 0    0    0     0    0    0 LDR 0     1     1     0 DST Base Offset

Which instruction execution cycle phase is responsible for writing to the designated destination?

Consider the following instruction breakdown that decomposes an instruction into 4 parts: OPCODE DST SRC IMM OPCODE specifies the OPeration’s CODE.DST specifies a DeSTination register.SRC specifies a SouRCe register.IMM specifies a 2’s complement value (that’s IMMediately available as part of the instruction). Assume the architecture has 32-bit instructions, 116 opcodes, and 199 registers. A.) What is the minimum number of bits required to represent an OPCODE? [opcbits] B.) What is the minimum number of bits required to represent a register? [regbits] C.) What is the maximum number of bits that can be used to represent the IMM value? [immbits] D.) What is the largest positive value in base 10 that can represented by the IMM value? [immval]