One way to limit wait states is to use an SDRAM cache betwee…